7826

NIT-218

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of

E. HASE et al

Serial No. 09/637,574 Group Art Unit: 2826

Filed: August 14, 2000 Examiner: A. Sefer

For: HIGH FREQUENCY CIRCUIT MODULE AND COMMUNICATION DEVICE

TRANSMITTAL OF VERIFIED TRANSLATION OF JAPANESE PRIORITY DOCUMENT

Commissioner for Patents
Mail Stop AF
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Although Applicants maintain that the presently claimed invention is patentably distinct over the cited reference to Hase et al, Applicants nonetheless submit a verified translation of the foreign priority document of which the present application claims a benefit in order to overcome Hase et al. The publication date of Hase et al is July 28, 2000, while the priority date of the present application is September 29, 1999.

As such, it is submitted that the present application is now in condition for allowance. Accordingly, Applicants

request the Examiner to issue a Notice of Allowance as soon as possible.

Respectfully submitted,

Shrinath Malur
Registration No. 34,663
Attorney for Applicants

MATTINGLY, STANGER & MALUR
1800 Diagonal Rd., Suite 370
Alexandria, Virginia 22314
(703) 684-1120
Date: October 1, 2003

VERIFICATION

I, Mizuki KISHIHARA, a national of Japan, Nitto International Patent Office, Yusenkayabacho Bldg., 9-8, Nihonbashi-kayabacho 2-chome, Chuo-ku, Tokyo 103-0025, Japan, verify that to the best of my knowledge and belief the following is a true translation made by me of the annexed document which is Japanese Application, No. 11-275730 filed on September 29, 1999.

Dated this 19th day of September, 2003,

Mizuki Kishihara

Mizuki KISHIHARA, Translator

[Document Name] Application for Patent

[Reference No.] H99010481A

[Application Date] September 29, 1999

[Destination] Commissioner, Patent Office

[International Patent Classification] H01L 27/00

[Inventor]
[Address] 280, 1-chome, Higashi-koigakubo,
Kokubunji-shi, Tokyo
Hitachi, Ltd.,
Central Research Laboratory
[Name] Eiichi HASE

[Inventor]
[Address] 20-1, Josuihoncho 5-chome,
Kodaira-shi, Tokyo
Hitachi, Ltd.,
Semiconductor & Integrated Circuits Division
[Name] Shun IMAI

[Applicant for Patent]
[Identification No.] 000005108
[Name] Hitachi, Ltd.

[Agent]
[Identification No.] 100075096
[Patent Attorney] Yasuo SAKUTA
[Telephone No.] 03-3212-1111

[Designation of Charge]
[Ledger No. for Prepayment] 013088
[Amount of Payment] 21000

[List of Document Submitted]

[Object Name]	Specification	01
[Object Name]	Drawings	01
[Object Name]	Abstract	01

[Proof] Required

[Title of Document] Specification

[Title of the Invention]

High Frequency Circuit Module And Communication Device

[Scope of Claim for a Patent]

[Claim 1]

A high frequency circuit module provided with a two- or more-layer dielectric substrate, a semiconductor element and matching circuits on the input side and on the output side respectively of the semiconductor element respectively formed on the dielectric substrate, and ground metal, wherein:

the dielectric substrate between a transmission line of said matching circuit on the output side and said ground metal is composed of two or more layers.

[Claim 2]

A high frequency circuit module according to Claim 1, wherein:

the dielectric substrate between a transmission line of said matching circuit on the input side and said ground metal is composed of two or more layers.

[Claim 3]

A high frequency circuit module provided with a two- or more-layer dielectric substrate, a semiconductor element and matching circuits on the input side and on the output side respectively of the semiconductor element respectively formed on the dielectric substrate, and ground metal, wherein:

ground metal provided to the dielectric

substrate existing between the transmission line of said matching circuit on the output side and said ground metal is formed in the shape in which a part is hollowed out so that a part opposite to said transmission line is included.

[Claim 4]

A high frequency circuit module according to Claim 3, wherein:

ground metal provided to the dielectric substrate existing between the transmission line of said matching circuit on the input side and said ground metal is formed in the shape in which a part is hollowed out so that a part opposite to said transmission line is included.

[Claim 5]

A high frequency circuit module provided with a two- or more-layer dielectric substrate, a semiconductor element and matching circuits on the input side and on the output side respectively of the semiconductor element respectively formed on the dielectric substrate, and ground metal, wherein:

the dielectric substrate between the transmission line of said matching circuit on the input side and said ground metal is composed of two or more layers.

[Claim 6] A high frequency circuit module according to Claim 5, wherein:

the dielectric substrate between the

transmission line of said matching circuit on the output side and said ground metal is composed of two or more layers.

[Claim 7]

A high frequency circuit module provided with a two- or more-layer dielectric substrate, a semiconductor element and matching circuits on the input side and on the output side respectively of the semiconductor element respectively formed on the dielectric substrate, and ground metal, wherein:

ground metal provided to the dielectric substrate existing between the transmission line of said matching circuit on the input side and said ground metal is formed in the shape in which a part is hollowed out so that a part opposite to said transmission line is included.

[Claim 8]

A high frequency circuit module according to Claim 7, wherein:

ground metal provided to the dielectric substrate existing between the transmission line of said matching circuit on the output side and said ground metal is formed in the shape in which a part is hollowed out so that a part opposite to said transmission line is included.

[Claim 9]

A communication device, wherein:

the high frequency circuit module according to

any of Claims 1 to 4 is used for a power amplifier at the transmitting end.

[Claim 10]

A communication device, wherein:

the high frequency circuit module according to any of Claims 5 to 8 is used for a low noise amplifier at the receiving end.

[Detailed Description of the Invention]

[0001]

[Technical Field of the Invention]

The present invention relates to a high frequency circuit module and a communication device such as a mobile wireless terminal and a pocket telephone using it.

[0002]

[Related Art]

The miniaturization and the enhancement of the efficiency of power of a high frequency circuit module used for a mobile wireless terminal, a pocket telephone and others in view of the mountability and talk time have been an important objective.

[0003]

For a high frequency circuit module used for a communication device such as conventional type mobile wireless terminal and pocket telephone, the one using a monolayer or multi-layer dielectric substrate is known.

[0004]

An example of a high frequency circuit module

using a monolayer dielectric substrate is shown in the proceeding of the 1996 Institute IEIC Spring Conference C-86, "A Power Amplifier Using Single Layer Alumina Substrate with Thin-film Resistors and Capacitors for North American Digital Phone System" (hereinafter called first conventional type technique). According to the first conventional type technique, a transmission line which is a distributed constant element, a lumped constant element such as a resistor, a capacitor and an inductor and a semiconductor element are formed on the same surface of a dielectric substrate to compose an input-output matching circuit and a power amplifier. A high frequency signal is transmitted to an external device by a high frequency signal electrode provided to the surface of the dielectric substrate. The earth electrode of the semiconductor element provided to the surface of the dielectric substrate and an earth electrode on the reverse side are connected via a through-hole.

[0005]

Also, an example of a high frequency circuit module using a multi-layer (two-layer) dielectric substrate is shown in the proceeding of the 1997 Institute IEIC Conference Electronics Society C-2-14, "1.9 GHz RF Front-end Module Using Ceramics Substrate" (hereinafter called second conventional type technique). According to the second conventional type technique, a transmission line which is a distributed constant

element, an input-output matching circuit composed of a lumped constant element such as a resistor, a capacitor and an inductor and a semiconductor element are formed on the same surface of a dielectric substrate to compose a high frequency circuit module. A high frequency signal electrode provided to the surface of a first layer of the dielectric substrate and a high frequency signal electrode on the reverse side of a second layer are connected via wiring provided to the surface of the second layer through a through-hole. The earth electrode of the semiconductor element provided to the surface of the first layer of the dielectric substrate and an earth electrode on the reverse side are connected via a through-hole. The order of the layers of the dielectric substrate are counted as a first layer, a second layer, a third layer, --- from the surface to the reverse side.

[0006]

[Problems to be solved by the Invention]

Referring to Figs. 9 to 11, relationship between the miniaturization and the enhancement of the efficiency of power in the first conventional type technique will be described below.

[0007]

Fig. 9 is a general schematic sectional view showing a transmission line formed on a monolayer dielectric substrate. A conductor 43 on the surface forming a transmission line, a dielectric substrate 44

and ground metal on the reverse side 45 are shown.

[0008]

Fig. 10 shows calculated values of transmission loss at the frequency of 1.9 GHz when the relative inductivity of the dielectric substrate 44 is 8.1 and the thickness of the dielectric substrate 44 is varied from 0.1 mm to 3.0 mm. Curves 1 to 3 show cases in which the width of the conductor 43 forming a transmission line is respectively 0.1 mm, 0.2 mm and 0.5 mm. As clear from Fig. 10, in the cases of any width of the conductor 43, as the dielectric substrate 44 becomes thick, the transmission loss becomes small.

[0009]

Fig. 11 shows calculated values of transmission loss at the frequency of 1.9 GHz when the relative inductivity of the dielectric substrate 44 is 8.1 and the width of the conductor 43 forming a transmission line is varied from 0.02 mm to 3.0 mm. Curves 1 to 3 show cases in which the thickness of the dielectric substrate 44 is respectively 0.15 mm, 0.3 mm and 0.6 mm. As clear from Fig. 11, in the cases of any thickness of the dielectric substrate 44, the transmission loss decreases as the conductor 43 forming a transmission line becomes wide, becomes minimum in a range in which the width of the conductor 43 is 0.3 to 0.7 mm and increases when the conductor 43 becomes wider.

[0010]

As clear from the above description, to reduce

transmission loss, it is required to thicken the dielectric substrate 44 and widen the conductor 43 and the miniaturization of the high frequency circuit module has a limit.

[0011]

Next, referring to Figs. 12 to 14, relationship between the miniaturization and the enhancement of the efficiency of power in the second conventional type technique will be described.

[0012]

Fig. 12 is a general schematic sectional view showing a transmission line formed on a two-layer dielectric substrate. A conductor 46 forming a transmission line, a dielectric substrate 47, ground metal 48 on the reverse side and ground metal 49 on the surface are shown.

[0013]

Fig. 13 shows calculated values of transmission loss at the frequency of 1.9 GHz when the relative inductivity of the dielectric substrate 47 is 8.1 and the thickness of the dielectric substrate 47 is varied from 0.1 mm to 3.0 mm. Curves 1 to 3 show cases in which the width of the conductor 46 forming a transmission line is respectively 0.1 mm, 0.2 mm and 0.5 mm. As clear from Fig. 13, in the cases of any width of the conductor 46, as the dielectric substrate 47 becomes thick, the transmission loss becomes small.

[0014]

Fig. 14 shows calculated values of transmission loss at the frequency of 1.9 GHz when the relative inductivity of the dielectric substrate 47 is 8.1 and the width of the conductor 46 forming a transmission line is varied from 0.02 mm to 3.0 mm. Curves 1 to 3 show cases in which the thickness of the dielectric substrate 47 is respectively 0.15 mm, 0.3 mm and 0.6 mm. As clear from Fig. 14, in the cases of any thickness of the dielectric substrate 47, as the conductor 46 forming a transmission line becomes wide, the transmission loss has a tendency to become small.

[0015]

As clear from the above description, to reduce transmission loss, it is required to thicken the dielectric substrate 47 and widen the conductor 46 and the miniaturization of the high frequency circuit module has a limit.

[0016]

The object of the invention is to provide a high frequency circuit module which can be more miniaturized and a communication device using it.

[0017]

[Means for solving Problems]

The object can be achieved by using a two or more-layer dielectric substrate and composing the dielectric substrate between a transmission line of a matching circuit on the side of input or output and ground metal of two or more layers.

[0018]

Concretely, to thicken a dielectric substance that ranges between the transmission line of the matching circuit on the side of input or output and the ground metal, the ground metal provided to the dielectric substrate between them is formed in the shape in which a part is hollowed out so that the part opposite to the transmission line is included.

[0019]

As a required part can be thickened without varying the thickness of the whole dielectric substrate, the transmission loss can be reduced, and a high frequency circuit module and a communication device using it can be miniaturized.

[0020]

[Modes for carrying out the Invention]

The invention will be detailedly described based upon embodiments below.

[0021]

First Embodiment

Fig. 1 is an exploded view showing a high frequency circuit module equivalent to a first embodiment.. On the surface of a first-layer dielectric substrate 1, a matching circuit on the input side composed of a transmission line 2 and chip capacitors 3, 4 and 5 and a matching circuit on the output side composed of a transmission line 9 and chip capacitors 10, 11 and 12 are formed. The chip capacitor 3 is

connected to an input terminal 8, the chip capacitor 4 is connected to an earth terminal 6, the chip capacitor 5 is connected to an earth terminal 7, the chip capacitor 10 is connected to an output terminal 15, the chip capacitor 11 is connected to an earth terminal 13 and the chip capacitor 12 is connected to an earth terminal 14. Further, a through-hole 17 piercing the first-layer dielectric substrate 1 is provided to the dielectric substrate. A semiconductor chip 16 is bonded to ground metal 19 provided on a second-layer dielectric substrate 18 via the through-hole 17.

[0022]

The transmission line 2 on the surface of the first-layer dielectric substrate 1 is connected to one end of a transmission line 25 provided on the surface of a third-layer dielectric substrate 24 via a through-hole 120 provided to the first-layer dielectric substrate 1 and a through-hole 20 provided to the second-layer dielectric substrate 18. The other end of the transmission line 25 is connected to a terminal 26 provided on the surface of the first-layer dielectric substrate 1 via a through-hole 21 provided to the second-layer dielectric substrate 18 and a through-hole 121 provided to the first-layer dielectric substrate 1.

[0023]

Also, the transmission line 9 on the surface of the first-layer dielectric substrate 1 is connected to one end of a transmission line 31 provided on the

surface of a fourth-layer dielectric substrate 30 via a through-hole 122 provided to the first-layer dielectric substrate 1, a through-hole 22 provided to the second-layer dielectric substrate 18 and a through-hole 27 provided to the third-layer dielectric substrate 24. The other end of the transmission line 31 is connected to a terminal 32 provided on the surface of the first-layer dielectric substrate 1 via a through-hole 28 provided to the third-layer dielectric substrate 24, a through-hole 23 provided to the second-layer dielectric substrate 18 and a through-hole 123 provided to the first-layer dielectric substrate 1.

[0024]

The semiconductor chip 16 is bonded to the transmission lines 2 and 9 on the surface of the first-layer dielectric substrate 1. The ground metal 19 on the surface of the second-layer dielectric substrate 18 to which the semiconductor chip 16 is bonded is connected to ground metal 29 provided on the surface of the third-layer dielectric substrate 24, ground metal 33 provided on the surface of the fourth-layer dielectric substrate 30 and ground metal 34 provided on the reverse side of the fourth-layer dielectric substrate 30 via a through-hole 151 provided to the second-layer dielectric substrate 18, a through-hole 152 provided to the third-layer dielectric substrate 24, a through-hole 153 provided to the fourth-layer dielectric substrate 30 and a through-hole 154 provided

to the ground metal 34 on the reverse side of the fourth-layer dielectric substrate 30. Each rectangular frame respectively surrounding the through-holes 151, 152, 153 and 154 shows an area where the semiconductor chip 16 is to be installed.

[0025]

A part 35 of the ground metal 19 on the surface of the second-layer dielectric substrate 18 is removed so that a part opposite to the transmission line 9 of the matching circuit on the output side on the surface of the first-layer dielectric substrate 1 is included. The ground metal 19 is connected to the ground metal 29, 36 and 37 provided on the surface of the third-layer dielectric substrate 24, the ground metal 33, 38 and 39 provided on the surface of the fourth-layer dielectric substrate 30 and the ground metal 34 provided on the reverse side of the fourth-layer dielectric substrate 30 via through-holes (no reference number) provided in the periphery of the second-, third- and fourth-layer dielectric substrates 18, 24 and 30 and through-holes (no reference number) provided in the periphery of the ground metal 34 provided on the reverse side of the fourth-layer dielectric substrate 30.

[0026]

In this embodiment, each ground metal and each through-hole are connected by forming each ground metal by copper and embodying copper in each through-hole.

[0027]

In this embodiment, the first-layer dielectric substrate 1 and the second-layer dielectric substrate 18 continue between the transmission line 9 and the ground metal 29, and for the thickness between both, the thickness of the second-layer dielectric substrate 18 is added to that of the first-layer dielectric substrate 1. Therefore, the thickness between the transmission line 9 and the ground metal 29 can be thicker than the thickness of only the first-layer dielectric substrate 1 or the second-layer dielectric substrate 18 and the transmission loss can be reduced.

[0028]

In this embodiment, the terminals 8 and 15 via which a high frequency signal is input/output and the terminals 26 and 32 via which voltage is applied to the semiconductor chip 16 are provided on the surface of the first-layer dielectric substrate 1, however, for example, a terminal via which a high frequency signal is input/output may be also provided on the surface of the first-layer dielectric substrate 1 and a terminal via which voltage is applied to the semiconductor chip 16 may be also provided on the reverse side of the fourth-layer dielectric substrate 30. Also, a terminal via which a high frequency signal is input/output and a terminal via which voltage is applied to the semiconductor chip 16 may be also provided on the reverse side of the fourth-layer dielectric substrate 30. Also, the number of terminals is not particularly

limited.

[0029]

Fig. 2 is a sectional view viewed along a line A-B in case the dielectric substrates shown in Fig. 1 are assembled. The dielectric substrate in the part 35 can be thicker than the first-layer dielectric substrate 1, the second-layer dielectric substrate 18, the third-layer dielectric substrate 24 and the fourth-layer dielectric substrate 30 by providing the part 35 formed by removing a part of the ground metal 19 on the surface of the second-layer dielectric substrate 18.

[0030]

Fig. 3 shows an equivalent circuit of a single-stage amplifier of the high frequency circuit module shown in Fig. 1. It includes a matching circuit on the input side composed of the transmission line 2, the chip capacitors 3, 4 and 5, a line 25 that applies power supply voltage to the semiconductor chip 16 including bonding wire, a power supply voltage terminal 26 and the input terminal 8 and a matching circuit on the output side composed of the transmission line 9, the chip capacitors 10, 11 and 12, a line 31 that applies power supply voltage to the semiconductor chip 16 including bonding wire, a power supply voltage terminal 32 and the output terminal 15. The transmission line 2 is composed of transmission lines 2a, 2b and 2c and the transmission line 9 is composed of transmission lines 9a, 9b and 9c.

[0031]

Fig. 4 shows the loss of the matching circuit in case the equivalent circuit of the matching circuit on the output side shown in Fig. 3 is composed of a monolayer dielectric substrate 44 as shown in Fig. 10, the output impedance of the semiconductor chip 16 including bonding wire is 1 to 100 Ω, load impedance is 50 Ω, the relative inductivity of the dielectric substrate 44 is 8.1, the width of the transmission line 9 formed on the dielectric substrate 44 is 0.3 mm, the dielectric loss tangent $\tan\delta$ of the dielectric substrate 44 is 0.017, the length of the transmission lines 9a, 9b and 9c and the values of the chip capacitors 10, 11 and 12 are optimized so that they are matched at the frequency of 1.9 GHz. As shown in Fig. 4, curves 1, 2 and 3 show calculated values in case the thickness of the dielectric substrate 44 is respectively 0.15 mm, 0.3 mm and 0.6 mm. As clear from Fig. 4, as the dielectric substrate 44 forming the transmission line 9 becomes thick, the loss of the matching circuit has a tendency to become small. For example, when the output impedance of the semiconductor chip 16 including bonding wire is 10 Ω, the loss of the matching circuit is 0.16 dB in case the thickness of the dielectric substrate 44 is 0.15 mm, however, when the thickness of the dielectric substrate 44 is 0.3 mm, the loss of the matching circuit is 0.13 dB and when the thickness of the dielectric substrate 44 is

0.6 mm, the loss of the matching circuit is reduced up to 0.1 dB.

[0032]

Second Embodiment

Fig. 5A is an exploded view showing a high frequency circuit module equivalent to a second embodiment and Fig. 5B is a sectional view viewed along a line A-B in case the high frequency circuit module shown in Fig. 5A is assembled. A matching circuit on the input side composed of a transmission line 2 and chip capacitors 3, 4 and 5 is formed on a first-layer dielectric substrate 1, the chip capacitor 3 is connected to an input terminal 8, the chip capacitor 4 is connected to an earth terminal 6 and the chip capacitor 5 is connected to an earth terminal 7. The input terminal 8 is connected to a terminal 8c provided by removing ground metal formed on the reverse side of a third-layer dielectric substrate 24 via a through-hole 8a provided to a second-layer dielectric substrate 18 and a through-hole 8b provided to the third-layer dielectric substrate 24. Further, a matching circuit on the output side composed of a transmission line 9 and chip capacitors 10, 11 and 12 is formed, the chip capacitor 10 is connected to an output terminal 15, the chip capacitor 11 is connected to an earth terminal 13 and the chip capacitor 12 is connected to an earth terminal 14. The output terminal 9 is connected to a terminal 15c provided by removing ground metal formed

on the reverse side of the third-layer dielectric substrate 24 via a through-hole 15a provided to the second-layer dielectric substrate 18 and a through-hole 15b provided to the third-layer dielectric substrate 24.

[0033]

To bond a semiconductor chip 16 to ground metal 19 provided on the surface of the second-layer dielectric substrate 18, a dielectric substance is removed and a hole 17 that pierces the dielectric substrate is provided to the first-layer dielectric substrate 1. The transmission line 2 provided on the surface of the first-layer dielectric substrate 1 is connected to a terminal 26. Also, the transmission line 9 provided on the surface of the first-layer dielectric substrate 1 is connected to a terminal 32.

[0034]

The semiconductor chip 16 is bonded to the transmission lines 2 and 9 provided on the surface of the first-layer dielectric substrate 1. The ground metal 19 formed on the surface of the second-layer dielectric substrate 18 to which the semiconductor chip 16 is bonded is connected to ground metal 29 provided on the surface of the third-layer dielectric substrate 24 and ground metal 34 formed on the reverse side of the third-layer dielectric substrate 24 via through-holes in a part where the semiconductor chip 16 is bonded.

[0035]

A part 35 of the ground metal 19 formed on the surface of the second-layer dielectric substrate 18 is removed so that a part opposite to the transmission line 9 of the matching circuit on the output side formed on the surface of the first-layer dielectric substrate 1 is included. The ground metal 19 is connected to the ground metal 29 and 34 respectively formed on the surface and on the reverse side of the third-layer dielectric substrate 24 via through-holes in the periphery of the dielectric substrate.

[0036]

Third Embodiment

Fig. 6A is an exploded view showing a high frequency circuit module equivalent to a third embodiment and Fig. 6B is a sectional view viewed along a line A-B in case the high frequency circuit module shown in Fig. 6A is assembled. A matching circuit on the input side composed of a transmission line 2 and chip capacitors 3, 4 and 5 is formed on the surface of a first-layer dielectric substrate 1, the chip capacitor 3 is connected to an input terminal 8, the chip capacitor 4 is connected to an earth terminal 6 and the chip capacitor 5 is connected to an earth terminal 7. The input terminal 8 is connected to a terminal 8c provided by removing ground metal formed on the reverse side of a third-layer dielectric substrate 24 via a through-hole 8a provided to a second-layer dielectric substrate 18 and a through-hole 8b provided

to the third-layer dielectric substrate 24. Further, a matching circuit on the output side composed of a transmission line 9 and chip capacitors 10, 11 and 12 is formed, the chip capacitor 10 is connected to an output terminal 15, the chip capacitor 11 is connected to an earth terminal 13 and the chip capacitor 12 is connected to an earth terminal 14. The output terminal 9 is connected to a terminal 15c provided by removing ground metal 34 formed on the reverse side of the third-layer dielectric substrate 24 via a through-hole 15a provided to the second-layer dielectric substrate 18 and a through-hole 15b provided to the third-layer dielectric substrate 24.

[0037]

To bond a semiconductor chip 16 to ground metal 19 provided on the surface of the second-layer dielectric substrate 18, a dielectric substance is removed and a hole 17 that pierces the dielectric substrate is provided to the first-layer dielectric substrate 1. The transmission line 2 provided on the first-layer dielectric substrate 1 is connected to a terminal 26. Also, the transmission line 9 provided on the surface of the first-layer dielectric substrate 1 is connected to a terminal 32.

[0038]

The semiconductor chip 16 is bonded to the transmission lines 2 and 9 provided on the surface of the first-layer dielectric substrate 1. The ground

metal 19 formed on the surface of the second-layer dielectric substrate 18 to which the semiconductor chip 16 is bonded is connected to ground metal 29 and 34 provided on the surface and on the reverse side of the third-layer dielectric substrate 24 via through-holes in a part where the semiconductor chip 16 is bonded.

[0039]

A part 35 of the ground metal 19 formed on the surface of the second-layer dielectric substrate 18 is removed so that a part opposite to the transmission line 9 of the matching circuit on the output side formed on the surface of the first-layer dielectric substrate 1 is included. Further, a part 40 of the ground metal 29 on the surface of the third-layer dielectric substrate 24 is removed so that a part opposite to the transmission line 9 is included. The ground metal 19 and 29 are connected to each other via through-holes in the periphery of the dielectric substrate and are also connected to the ground metal 34 formed on the reverse side of the third-layer dielectric substrate 24.

[0040]

Fourth Embodiment

Fig. 7A is an exploded view showing a high frequency circuit module equivalent to a fourth embodiment and Fig. 7B is a sectional view viewed along a line A-B in case the high frequency circuit module shown in Fig. 7A is assembled. A matching circuit on

the input side composed of a transmission line 2 and chip capacitors 3, 4 and 5 is formed on the surface of a first-layer dielectric substrate 1, the chip capacitor 3 is connected to an input terminal 8, the chip capacitor 4 is connected to an earth terminal 6 and the chip capacitor 5 is connected to an earth terminal 7. The input terminal 8 is connected to a terminal 8c provided by removing ground metal formed on the reverse side of a third-layer dielectric substrate 24 via a through-hole 8a provided to a second-layer dielectric substrate 18 and a through-hole 8b provided to the third-layer dielectric substrate 24. Further, a matching circuit on the output side composed of a transmission line 9 and chip capacitors 10, 11 and 12 is formed, the chip capacitor 10 is connected to an output terminal 15, the chip capacitor 11 is connected to an earth terminal 13 and the chip capacitor 12 is connected to an earth terminal 14. The output terminal 9 is connected to a terminal 15c provided by removing ground metal formed on the reverse side of the third-layer dielectric substrate 24 via a through-hole 15a provided to the second-layer dielectric substrate 18 and a through-hole 15b provided to the third-layer dielectric substrate 24.

To bond a semiconductor chip 16 to ground metal 19 provided on the surface of the second-layer dielectric substrate 18, a dielectric substance is removed and a hole 17 that pierces the dielectric

substrate is provided to the first-layer dielectric substrate 1. The transmission line 2 provided on the first-layer dielectric substrate 1 is connected to a terminal 26. Also, the transmission line 9 provided on the surface of the first-layer dielectric substrate 1 is connected to a terminal 32.

[0041]

The semiconductor chip 16 is bonded to the transmission lines 2 and 9 provided on the surface of the first-layer dielectric substrate 1. The ground metal 19 formed on the surface of the second-layer dielectric substrate 18 to which the semiconductor chip 16 is bonded is connected to ground metal 29 and 34 provided on the surface and on the reverse side of the third-layer dielectric substrate 24 via through-holes in a part where the semiconductor chip 16 is bonded.

[0042]

A part 41 of the ground metal 19 on the surface of the second-layer dielectric substrate 18 is removed so that a part opposite to the transmission line 2 of the matching circuit on the input side on the surface of the first-layer dielectric substrate 1 is included. Further, a part 35 of the ground metal 19 on the surface of the second-layer dielectric substrate 18 is removed so that a part opposite to the transmission line 9 of the matching circuit on the output side is included. The dielectric substrate in the removed part can be thicker than the first-layer dielectric

substrate 1, the second-layer dielectric substrate 18 or the third-layer dielectric substrate 24. The ground metal 19 is connected to the ground metal 29 and 34 formed on the surface and on the reverse side of the third-layer dielectric substrate 24 via through-holes in the periphery of the dielectric substrate.

[0043]

Fifth Embodiment

Fig. 8A is an exploded view showing a high frequency circuit module equivalent to a fifth embodiment and Fig. 8B is a sectional view viewed along a line A-B in case the high frequency circuit module shown in Fig. 8A is assembled. A matching circuit on the input side composed of a transmission line 2 and chip capacitors 3, 4 and 5 is formed on the surface of a first-layer dielectric substrate 1, the chip capacitor 3 is connected to an input terminal 8, the chip capacitor 4 is connected to an earth terminal 6 and the chip capacitor 5 is connected to an earth terminal 7. The input terminal 8 is connected to a terminal 8c provided by removing ground metal formed on the reverse side of a second-layer dielectric substrate 18 via a through-hole 8a provided to the second-layer dielectric substrate 18. Further, a matching circuit on the output side composed of a transmission line 9 and chip capacitors 10, 11 and 12 is formed, the chip capacitor 10 is connected to an output terminal 15, the chip capacitor 11 is connected to an earth terminal 13

and the chip capacitor 12 is connected to an earth terminal 14. The output terminal 9 is connected to a terminal 15c provided by removing ground metal formed on the reverse side of the second-layer dielectric substrate 18 via a through-hole 15a provided to the second-layer dielectric substrate 18.

[0044]

To bond a semiconductor chip 16 to ground metal 19 provided on the surface of the second-layer dielectric substrate 18, a dielectric substance is removed and a hole 17 that pierces the dielectric substrate is provided to the first-layer dielectric substrate 1. The transmission line 2 provided on the surface of the first-layer dielectric substrate 1 is connected to a terminal 26. Also, the transmission line 9 provided on the surface of the first-layer dielectric substrate 1 is connected to a terminal 32.

[0045]

The semiconductor chip 16 is bonded to the transmission lines 2 and 9 provided on the surface of the first-layer dielectric substrate 1. The ground metal 19 formed on the surface of the second-layer dielectric substrate 18 to which the semiconductor chip 16 is bonded is connected to ground metal 29 provided on the reverse side of the second-layer dielectric substrate 18 via through-holes in a part where the semiconductor chip 16 is bonded.

[0046]

A part 35 of the ground metal 19 on the surface of the second-layer dielectric substrate 18 is removed so that a part opposite to the transmission line 9 of the matching circuit on the output side on the surface of the first-layer dielectric substrate 1 is included. The dielectric substrate in the removed part can be thicker than the first-layer dielectric substrate 1 or the second-layer dielectric substrate 18. The ground metal 19 is connected to the ground metal 29 formed on the reverse side of the second-layer dielectric substrate 18 via through-holes in the periphery of the dielectric substrate.

[0047]

Sixth Embodiment

Fig. 15 is a block diagram showing a mobile wireless terminal equivalent to one embodiment of a communication device according to the invention. Fig. 16 is a part layout drawing showing a high frequency unit of the mobile wireless terminal shown in Fig. 15. A signal at the transmitting end is output from an antenna-2 102 via a modulator 108, a burst switch 107, a driving amplifier 106, a filter 105, a power amplifier 104 and a duplexer 103. For a signal at the receiving end, a diversity system in which a case that a signal is received from an antenna-1 101 and is transmitted via a low noise amplifier 109, a filter 105, a frequency converter 110 and an IF amplifier 111 and a case that a signal is received from the antenna-2 102

and is transmitted via a low noise amplifier 109, a filter 105, a frequency converter 110 and an IF amplifier 111 are compared, a received signal is processed in a demodulation unit 113 and reaches a base band unit 114 is adopted. A reference number 112 denotes a frequency synthesizer.

[0048]

The high frequency circuit module described in any of the first to fifth embodiments is used for the power amplifier 104 and the low noise amplifier 109. For the power amplifier 104, the high frequency circuit module that the dielectric substrate between the transmission line of the matching circuit on the input side and the ground metal is also composed of two or more layers is used in addition to the high frequency circuit module that the dielectric substrate between the transmission line of the matching circuit on the output side and the ground metal is composed of two or more layers.

[0049]

For the low noise amplifier 109, the high frequency circuit module that the dielectric substrate between the transmission line of the matching circuit on the output side and the ground metal is also composed of two or more layers is used in addition to the high frequency circuit module that the dielectric substrate between the transmission line of the matching circuit on the input side and the ground metal is

composed of two or more layers.

[0050]

The mobile wireless terminal can be miniaturized by using these high frequency circuit modules.

[0051]

[Effects of the Invention]

According to the invention, as the required part can be thickened without varying the thickness of the whole dielectric substrate, the transmission loss can be reduced, and the high frequency circuit module and the communication device using it can be miniaturized.

[Brief Description of the Drawings]

[Fig. 1]

Fig. 1 is an exploded drawing showing a high frequency circuit module equivalent to a first embodiment of the invention;

[Fig. 2]

Fig. 2 is a sectional view showing the high frequency circuit module equivalent to the first embodiment of the invention;

[Fig. 3]

Fig. 3 shows an equivalent circuit of the whole amplifier composed of the high frequency circuit module equivalent to the first embodiment of the invention;

[Fig. 4]

Fig. 4 shows calculated values of the loss of a

matching circuit on the output side of a conventional type high frequency circuit module;

[Fig. 5]

Figs. 5 are an exploded drawing and a sectional view showing a high frequency circuit module equivalent to a second embodiment of the invention;

[Fig. 6]

Figs. 6 are an exploded drawing and a sectional view showing a high frequency circuit module equivalent to a third embodiment of the invention;

[Fig. 7]

Figs. 7 are an exploded drawing and a sectional view showing a high frequency circuit module equivalent to a fourth embodiment of the invention;

[Fig. 8]

Figs. 8 are an exploded drawing and a sectional view showing a high frequency circuit module equivalent to a fifth embodiment of the invention;

[Fig. 9]

Fig. 9 is a sectional view showing a transmission line formed on a monolayer dielectric substrate;

[Fig. 10]

Fig. 10 shows calculated values in the thickness of the monolayer dielectric substrate is varied of the high frequency loss of the transmission line formed on the monolayer dielectric substrate;

[Fig. 11]

Fig. 11 shows calculated values in case the width of ground metal is varied of the high frequency loss of the transmission line formed on the monolayer dielectric substrate;

[Fig. 12]

Fig. 12 is a sectional view showing a transmission line formed in a two-layer dielectric substrate;

[Fig. 13]

Fig. 13 shows calculated values in case the thickness of the dielectric substrate is varied of the high frequency loss of the transmission line formed in the two-layer dielectric substrate;

[Fig. 14]

Fig. 14 shows calculated values in case the width of ground metal is varied of the high frequency loss of the transmission line formed in the two-layer dielectric substrate;

[Fig. 15]

Fig. 15 is a block diagram showing a high frequency unit of a mobile wireless terminal; and

[Fig. 16]

Fig. 16 is a part layout drawing showing the high frequency unit of the mobile wireless terminal.

[Description of Reference Numerals]

1. Dielectric substrate, 2. Transmission line, 3, 4, 5. Chip capacitor, 6, 7. Earth terminal, 8. Input terminal, 9. Transmission line,

10, 11, 12. Chip capacitor, 13, 14. Earth terminal,
15. Output terminal, 16. Semiconductor chip,
17. Hole from which dielectric substance is removed,
18. Dielectric substrate, 19. Ground metal,
20, 21, 22, 23. Through-hole, 24. Dielectric substrate,
25. Transmission line, 26. Terminal, 27, 28. Through-hole,
29. Ground metal, 30. Dielectric substrate,
31. Transmission line, 32. Terminal, 33. Ground metal,
34. Ground metal on reverse side,
35. Part where ground metal is removed,
36, 37, 38, 39. Ground metal,
120, 121, 122, 123, 151, 152, 153, 154. Through-hole

[Title of Document] Abstract

[Abstract]

[Subject] To provide a high frequency circuit module that can be further miniaturized and a communication device using it.

[Solving Means] A two- or more-layer dielectric substrate is used and the dielectric substrate between a transmission line of a matching circuit on the input side or on the output side and ground metal is composed of two or more layers.

[Effect] As a required part can be thickened without changing the thickness of the whole dielectric substrate, the transmission loss can be reduced and the miniaturization of the high frequency circuit module and the communication device using it is enabled.

[Selected Drawing] Fig. 1

【書類名】　図面
〔Document Name〕 Drawings
【図１】

図1　Fig. 1



【図２】

図２ Fig.2



【図３】

図３ Fig.3



【図４】

図4　Fig. 4


w=0.3mm t-sub=0.15mm
w=0.3mm t-sub=0.3mm
w=0.3mm t-sub=0.6mm
整合回路損失 (dB)
LOSS OF MATCHING CIRCUIT
0.5
0.4
0.3
0.2
0.1
0.0
1
10
100
1
2
3
デバイスのインピーダンス Zout (Ω)
IMPEDANCE OF A DEVICE

【図５】

図5　Fig.5


(a)
16
9
10
14
12
5
7
8
15
2
11
13
32
17
26
1
A
3
8
4
6
35
15a
23
21
18
19
8a
29
15b
28
21a
24
8b
34
15c
28a
21b
8c
(b)
16
2
19
2
9
9
19
1
18
24
34
29
35

【図６】

図6 FIG.6

(a)


16
9
10
14
12
5
7
15
2
8
11
13
32
A
1
3
8
26
17
4
6
35
15a
23
18
21
19
8a
40
29
15b
28
21a
24
8b
34
15c
28a
21b
8c

(b)


2
19
2
16
9
9
1
19
18
24
34
29
35
41

【図７】

図7 Fig. 7

(a)


16
9
10
14
12
5
7
2
B
15
11
13
32
17
A
1
3
8
4
6
26
35
41
15a
23
18
19
8a
21
29
15b
28
24
8b
21a
34
15c
28a
8c
21b

(b)


16
1
2
2
9
9
19
19
18
24
41
34
19
29
35

【図８】

図８　Fig.8


(a)
16
9
10
12
14
7
5
2
8
15
11
13
32
17
26
1
3
A
8
4
6
35
15b
23
18
19
21
8a
34
15c
28
21b
8c
(b)
2
19
2
16
9
9
19
1
18
29
35

【図９】

図９ Fig.9



【図１０】

図１０ Fig.10



【図１１】

図１１ Fig. 11



【図１２】

図１２ Fig. 12



【図１３】

図１３　Fig.13



【図１４】

図１４　FIG.14



【図１５】

図１５　Fig. 15



【図１６】

図１６　Fig. 16